A clock tree topology extraction algorithm for improving the tolerance of clock distribution networks to delay uncertainty
نویسندگان
چکیده
The design of clock distribution networks in synchronous systems presents enormous challenges. Control of the clock signal delay in the presence of various noise sources, process parameter variations, and environmental effects represents one of the fundamental problems in the design of high speed synchronous circuits. An algorithm that improves the tolerance of a clock distribution network to process and environmental variations is presented in this paper. The algorithm generates a clock tree topology that minimizes the uncertainty of the clock signal delay in the most critical data paths. Details of the algorithm and preliminary results on benchmark circuits are presented.
منابع مشابه
On the Bend Minimization in Clock Tree Networks
Vias in Clock Distribution Networks (CDNs) are one of the major sources of signal degradation and delay uncertainty. Also they may impact circuit reliability due to their sensitivity to process variations. With feature size reduction these variations will manifest themselves in adverse effects on clock skew and clock jitter. Therefore, via reduction becomes one of the challenging research areas...
متن کاملTiming-driven variation-aware synthesis of hybrid mesh/tree clock distribution networks
Clock skew variations adversely affect timing margins, limiting performance, reducing yield, and may also lead to functional faults. Non-tree clock distribution networks, such as meshes and crosslinks, are employed to reduce skew and also to mitigate skew variations. These networks, however, increase the dissipated power while consuming significant metal resources. Several methods have been pro...
متن کاملPhysical Design for Reduced Delay Uncertainty in High Performance Clock Distribution Networks
Controlling the clock signal delay in the presence of various noise sources, process parameter variations, and environmental effects represents a fundamental problem in the design of high speed synchronous circuits. A methodology for enhancing the layout of the clock tree to reduce the uncertainty of the clock signal is presented in this paper. The primary objective of the proposed methodology ...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملLow Settling Time All Digital DLL For VHF Application
Settling time is one of the most important parameter in design of DLLs. In this paper we propose a new high speed with low settling time Delay Locked Loop (DLL) in which a digital signal processor (DSP) is used instead of using phase-frequency detector, charge pump and loop filter in conventional DLL. To have better settling time, PRP conjugate gradient algorithm is used to optimize delay of ea...
متن کامل